SUMMARY Integrated InP polarization converters based on half-ridge structure are studied numerically. We demonstrate that the fabrication tolerance of the half-ridge structure can be extended significantly by introducing a slope at the ridge side and optimizing the thickness of the residual InGaAsP layer. High polarization conversion over 90% is achieved with the broad range of the waveguide width from 705 to 915 nm, corresponding to a factor-of-two or larger improvement in the fabrication tolerance compared with that of the conventional polarization converters. Finally we present a simple fabrication procedure of this newly proposed structure, where the thickness of the residual InGaAsP layer is controlled precisely by using a thin etch-stop layer.
Introduction
The number of optical components and the complexity in the optical communication systems have been increasing for adapting to the expansion of the channel capacity in the wavelength division multiplexing (WDM) and more advanced coherent modulation formats. Polarization division multiplexing (PDM) has been recently applied in the optical transmission links as a powerful technique to double the spectral efficiency. Meanwhile, photonic integrated circuits (PICs) have been demonstrated to reduce the cost and size of such highly complicated optical transceivers. There has been a growing interest in realizing compact and low-cost PDM optical transceivers by using the PICs [1] - [4] . In order to manipulate the dual polarization states inside the PICs and realize fully integrated PDM-PICs, integrated polarization converters (PCs) are essential.
Various types of PCs have been demonstrated to date; those based on periodic loaded waveguides [5] , microbended waveguides [6] , adiabatic waveguides [7] - [10] , and asymmetric waveguides [11] - [19] . The asymmetric PCs are suitable for monolithic integration with InP photonic devices as well as their short operating length and relatively small sensitivity against the deviation of the wavelength and the temperature. However, integration of the InP PCs with laser diodes (LDs) and other active components has been challenging. First, most asymmetric PCs are fabricated on [20] . Another important issue is the strict fabrication tolerances of these types of PCs, where both the waveguide width and lithographic alignment have to be controlled within typically 100-nm accuracy. In this respect, a simple PC with a ridge-like waveguide structure having large fabrication tolerances is highly desired. We have recently proposed and experimentally demonstrated a half-ridge InP/InGaAsP PC, which particularly suits the integration with LDs because of its ridge-like structure and a simple self-aligned fabrication process [21] , [22] . More than 96% polarization conversion has been experimentally obtained with the PC length of 150 µm and the wide wavelength range covering the entire C-band.
In this paper, we numerically study the efficiency and the fabrication tolerances of this InP half-ridge PC. We demonstrate that a residual InGaAsP layer with a slope at the ridge side plays a crucial role in extending the tolerance against the deviation of the waveguide width. A factor-oftwo improvement in fabrication tolerance is obtained with the optimized design. In addition, we propose a novel design of the layerstack with a thin etch-stop layer for controlling the thickness of the residual InGaAsP layer precisely. We then propose a simple fabrication procedure for the newly proposed half-ridge PC with an improved design. Figure 1 shows the structure of the InP half-ridge PC, having an asymmetric cross section: One side of the waveguide has a shallow ridge structure with a residual InGaAsP core layer and the other has a deeply-etched high-mesa structure. By optimizing the waveguide width w and the residual core thickness d (see Fig. 2 ), this asymmetric waveguide operates as a birefringent medium with the principal axis rotated by ±45
Device structure and numerical model
• . In such a case, as shown in Fig. 2 , a horizontally polarized, transverse electric (TE) mode input light excites the two eigenmodes in the PC with an equal magnitude, which would recombine into a vertically polarized, transverse magnetic (TM) mode after propagating the halfbeat length [L π = π/ (β 1 − β 2 ), where β m is the propagation constant of mode m in the half-ridge PC].
The eigenmodes in a given cross-sectional structure of the PC are calculated by using a full-vector finite difference method [23] . As a measure of the angle of equivalent principal axes of the eigenmodes, we define the rotation parameter R by
where H x and H y are the x-and y-components of the magnetic fields of the eigenmode, respectively. This parameter approximately expresses a rotation angle θ of the principal axes of the eigenmodes in waveguides as
The maximum conversion ratio C max is approximately expressed by R as
A net TE-to-TM conversion ratio C is expressed by using C max and L π as
where L PC is the length of the PC section. The TE-to-TM conversion ratio follows Eq. 4, a sinusoidal function of L PC as shown in Fig. 2 . In our previous demonstration [22] , the fabricated device had a residual slope at the ridge side of the InGaAsP core as shown in Fig. 1(b) , which was due to a slight anisotropic etching during the Cl 2 /Ar dry-etching process. In order to allow direct comparison with the actual devices, we assume two types of half-ridge PCs in our calculation. They have different cross-sectional structures as shown in Fig. 3 . Type 1 has a rectangular etching profile at the ridge side as designed initially [21] . On the other hand, Type 2 has a 54.7
• slope corresponding to (111) crystal plane of the InGaAsP, which reflects the actual fabricated device [22] . The eigenmodes in each structure are calculated for various values of the width of the PC w and the residual InGaAsP thickness d at the ridge side. The thicknesses of the InP top cladding, the InGaAsP entire core, and the overetched depth of the InP bottom cladding are fixed to be 1.0 µm, 0.50 µm, and 0.50 µm, respectively. The refractive indices of InP, InGaAsP, and background (SiO 2 ) are set to 3.17, 3.40, and 1.45, respectively. The wavelength is set to 1.55 µm during the simulation.
Numerical results
Figures 4 and 5 show the calculated C max and L π as a function of w and d for Type 1 and Type 2, respectively. In both types, a conversion ratio of more than 99% is obtained by selecting w and d appropriately. We see from the figures that both C max and L π become less sensitive to w as we increase d from 0 to 0.30 µm. This implies that the residual InGaAsP layer at the ridge side has a crucial role of extending the tolerance against the fabrication error in w. We also see that the fabrication tolerances in both w and d are larger for Type 2 compared with Type 1; the residual slope at the ridge side contributes to the increase in the tolerances. In the case of asymmetric PCs, triangular shape is the most ideal cross sectional structure to obtain efficient TE-to-TM conversion with short length [24] . The residual slope on the InGaAsP makes the light-confinement structure closer to the triangular shape, and therefore the tolerances in Type 2 is enlarged compared with Type 1.
The fabrication tolerance of an actual PC with a fixed length L PC can be calculated by inserting the results plotted in Fig. 4 or 5 into Eq. 4. First, we select w and d at which C max approaches 100%, and set L PC = L π . Under this fixed length of L PC , the allowed range of w and d can be obtained from Eq. 4 and Fig. 4 or 5. Figure 6 shows the calculated net conversion C for Type 1 and Type 2 as a function of w at d = 0.30 µm. L PC is fixed to 200 µm for Type 1 and 100 µm for Type 2, which are the optimized length to maximize the fabrication tolerance of w. From Fig. 6 , we see that a higher net conversion than 90% is obtained with w = 810 ± 105 nm for Type 2, while w = 1000 ± 50 nm for Type 1. We thus achieve factor-oftwo improvement in the fabrication tolerance by using Type 2 over Type 1. Moreover, the half-beat length of Type 2 is also reduced to half than that of Type 1. We should note that this value of fabrication tolerance is larger than other types of asymmetric InP PCs [12] , [15] , and is readily achieved by the current fabrication technology. Figure 7 shows the proposed procedure to fabricate Type 2 PC. As we have demonstrated in the previous section, the precise control of the thickness of the residual InGaAsP layer d is crucial in achieving a high fabrication tolerance in w. To this end, we propose to introduce a few-nm-thick InP etch-stop layer at the middle of the InGaAsP core. After forming a ridge waveguide along [011] direction by dry etching (a), we selectively wet-etch InGaAsP layer until the InP etch-stop layer, so that a precisely defined slope corresponding to the (111) plane is formed. Similar to the halfridge fabrication procedure [22] , SiO 2 is deposited from an angle, covering only one side of the ridge waveguide (c). Finally, the Type 2 structure is obtained after the second dryetching (d).
Proposal of a width-tolerant PC using a novel layerstack
The etching depth of the InGaAsP can be precisely controlled with a nanometer-scale precision by using the InP etch-stop layer, owing to the excellent selectivity of the chemical etching process such as H 2 SO 4 +H 2 O 2 +H 2 O system [25] . Consequently, we can precisely tune the value of d in Type 2 PC. Although there would be a slight undercut during the InGaAsP wet etching, this effect should be negligible or easily calibrated because the total etching depth in this case is 0.20 µm and the etching rate of (111) plane is much slower than (100) plane.
Conclusion
We have presented numerical analyses on the integrated InP/InGaAsP PCs based on the half-ridge structure. From the analyses of both the original design (Type 1) and the actual fabricated structure (Type 2), we have revealed that the residual InGaAsP layer, as well as the slope at the ridge side plays an important role in extending the tolerances against fabrication errors. As an example case, we have demonstrated a high polarization conversion over 90% with a broad range of the waveguide width from 705 to 915 nm. Finally, we proposed a simple fabrication procedure of this new type of PC, where a thin etch-stop layer was introduced to control the thickness of the residual InGaAsP layer precisely. With the inherent compatibility with other active InP components and simple self-aligned fabrication process, the demonstrated half-ridge PCs should pave the way to realize large-scale fully integrated PDM-PICs.
Masaru Zaitsu
received the B.E. and M.S. degrees in Electronic Engineering from the University of Tokyo, Tokyo, Japan, in 2009 and 2011, respectively. He is currently a Ph.D. student in Dept. Electronic Engineering and Information Systems (EEIS), School of Engineering, the University of Tokyo. He is a student member of IEEE photonics society, the Institute of Electronics, Information and Communication Engineers (IEICE) of Japan, and Japan Society of Applied Physics (JSAP). His research interests includes semiconductor photonic integrated circuits and polarization handling devices. 
Takuo

